SD Standards and SD Technology Global Workshop Taipei

SD Standards and SD Technology  ‐ Global Workshop Taipei ‐ Hiroyuki Sakamoto Co‐Chair, Technical Committee SD Association October 1, 2014 © 2014 SD A...
Author: Collin McBride
0 downloads 0 Views 3MB Size
SD Standards and SD Technology  ‐ Global Workshop Taipei ‐

Hiroyuki Sakamoto Co‐Chair, Technical Committee SD Association October 1, 2014 © 2014 SD Association. All rights reserved.

1

Agenda Today

1. 2. 3. 4. 5.

Technical Overview SD Specification Overview SD Speed Classes and Implementation Introducing New Features on SD Card Issues on Using SD Card in the Market

© 2014 SD Association. All rights reserved.

2

Technical Overview

© 2014 SD Association. All rights reserved.

3

SD Standard Direction for High Speed Interface

UHS‐II  Gen2

© 2014 SD Association. All rights reserved.

4

Market Evolution Driving UHS‐II High speed  Download/Upload

High Capacity / High Speed  Drivers ~1000MB/s ~700MB/s

4K Smart Phone 4K DSLR/Video

4K Video Recording (4K videos)

~100MB/s (Pick) 4K Tablet

Matching  Internal  Data I/O

4K Recorder

Light Field Lenses Computational  Photography

~400MB/s >150MB/Sec UHS‐II SD

UHS‐II microSD

~2000MB/s

Caching streamed  content • Eliminates bandwidth latency • When no internet access available

© 2014 SD Association. All rights reserved.

5

SD Specification Overview

© 2014 SD Association. All rights reserved.

6

Bus Speed Modes Bus Speed Mode

Maximum Frequency

Signal Voltage

Bus Maximum Performance

Spec. Version

Default Speed (DS)

25MHz

3.3V

12.5MB/sec

1.01

High Speed (HS)

50MHz

3.3V

25MB/sec

1.10

UHS‐I 

SDR12

25MHz

1.8V

12.5MB/sec

3.01

SDR25

50MHz

1.8V

25MB/sec

SDR50

100MHz

1.8V

50MB/sec

SDR104

208MHz

1.8V

104MB/sec

DDR50

50MHz

1.8V

50MB/sec

FD156

52MHz x30

LVDS

156MB/sec

HD312

52MHz x30

LVDS

312MB/sec

UHS‐II

SDR : Single Data Rate (Use rising clock edge) DDR: Double Data Rate (Use rising and falling clock edge) UHS: Ultra High Speed LVDS: Low Voltage Differential Signaling © 2014 SD Association. All rights reserved.

7

4.00 4.20

Standard Size SD Card Interface SD/UHS‐I Mode Interface 1

2

3 4

5

6 7 8

9 10 1112 13

14 1516 17

SD Memory Card

 CLK: Clock Pin (5)  CMD: Command/Response Pin (2)  DAT0 ‐ DAT3:  4‐bit Data Pins (7,8,9,1)  VDD: 3.3V Power Pin (4)  VSS1, VSS2: Ground Pins (3,6)

Basic Pin Assignment

1

2

3 4

5

6 7 8

9 10 1112 13

14 1516 17

SD Memory Card

CLK

SD Card

CMD DAT[3:0]

UHS‐II FD156

 UHS‐II Interface   D0+, D0‐: Lane 0 Differential Data  Pins (11,12)  D1+, D1‐: Lane 1 Differential Data  Pins (15,16)  RCLK+, RCLK‐: Reference Clock  Pins (7,8)  VDD2: 1.8V Power Pin (14)  VSS3, VSS4, VSS5: Ground Pins  (10, 13,17)

UHS‐II Interface (Note: UHS‐II microSD pin layout is defined as well) © 2014 SD Association. All rights reserved.

Host

8

Host

RCLK

SD Card

D0 D1

UHS‐II HD312 Host

RCLK

SD Card

D0 D1

8

SD Speed Classes and  Implementation

© 2014 SD Association. All rights reserved.

AU Size and RU Size User Area is divided by AU (Allocation Unit) – AU Size indicates physical boundary of SD memory card – A set of AU Sizes is defined by specification – Write order of AU may be random AU is divided by SU (Sub Unit)  (including AU=SU) – Card Performance is the min. average sequential write time to each SU • e.g, C4 = 4MB/sec, C10, U1 = 10MB/sec

– SU is written by multiple of write commands sequentially SU is divided by RU (Recording Unit)  – A write command writes multiple of RU data at a time (at least one RU) AU (Allocation Unit)

RU (Recording Unit)

AU1

User Memory Area

AU2

SU

AU3

SU

RU RU RU

AU4

.......

.......

AU5

SU

RU

....... AUn © 2014 SD Association. All rights reserved.

SU (Sub Unit) 10

Example of SU (AU) Performance Speed Class defines Minimum Average Performance – Write Performance of each SU (AU) may differ – Average Write Performance to each SU is more than Speed Class value

There is No Standard to Define Maximum Speed – Usually Max. Speed is limited by either bus performance or memory performance • In 4‐bit mode, 1 byte is transferred every 2 clocks • Bus Clock frequency determines bus performance Write Performance (MB/s)

No Standard to define Max. Speed

Max. Speed

Class Speed 0

Time SU Write Time

© 2014 SD Association. All rights reserved.

SU Write Time

SU Write Time 11

Example Card Configuration of Memory Units • AU Size can be divided by both Memory Block Size and Sub Unit Size • This architecture enables SD Memory Card to use Memory Block  which is not match to Sub Unit • AU Size is limited by the minimum number of AUs Memory Blocks

AU Size

6MB

Sequential Write

Sub Units 8MB SU

6MB 24MB AU

8MB SU

6MB

Sequential Write

8MB SU

6MB

24MB AU

• One AU may consist of  multiple of  memory blocks • Memory block is allowed to  configure Sub Unit boundary  mismatch

• Host can manage user area regardless  of considering Memory Block Size • Host writes SU sequentially • Host should prepare SU buffer

AU order can be random © 2014 SD Association. All rights reserved.

12

Speed Classes and UHS Speed Class UHS Speed Class is defined for UHS bus mode – U1: 10MB/sec – U3: 30MB/sec for 4K Video Bus Speed Mode

Standard Capacity

High Capacity

Extended Capacity

SDSC

SDHC (AU =