Deep-submicron FD-SOI for front-end application

Hirokazu Ikeda [email protected] Institute of space and astronautical science Japan aerospace exploration agency

Sep 11-15, 2006

STD6 @Carmel, CA

1

Abstract SOI devices are free from parasitic PNPN structure, and, hence, intrinsically immune to single event latch-ups. Moreover SOI devices are located on a very thin silicon layer, the energy deposit by impinging particle is relatively small, and, then, the single event upsets and/or single-event transients are manageable with an appropriate design strategy. When designing front-end circuits with an FD-SOI, we can take benefits such as small floating-body effect, superior sub-threshold characteristics and small temperature coefficient as well as common nature of SOI devices, i.e. small parasitic capacitance, low junction leakage, decrease in substrate coupling noise, and reduction of silicon area. In order to confirm these benefits and to identify possible issues concerning frontend circuits with a deep sub-micron FD-SOI, we have submitted a small design to OKI via the multi-chip project service of VDEC, the university of Tokyo. The initial test results and future plan for development are presented in this talk.

Sep 11-15, 2006

STD6 @Carmel, CA

2

Team organization

JEM/ISS

Possible application for solar system exploration, and deep-space observation Possible application for Super-B, SLHC, ILC and material science

H.Ikeda, H.Hayakawa, K.Hirose, Y.Kasaba, T.Takahashi, T.Takashima, H.Tomita Y.AraiA, K.HaraB, Y.IkegamiA, JAXA H.IshinoC,T.KawasakiD, T.KohrikiA, E.MartinE, H.MiyakeF, A.MochizukiB, H.TajimaF, O.TajimaA, S.TeradaA, T.TsuboyamaA, Y.UnnoA, H.UshirodaA, G.VarnerE KEKA, U.TsukubaB, TITC, Niigata UD, U. HawaiiE, Osaka UF, SLACF Sep 11-15, 2006

STD6 @Carmel, CA

3

Contents for talk

1. 2. 3. 4. 5.

Introduction TEG fabrication Circuit and operation Towards radiation-hardness assurance Conclusion

Sep 11-15, 2006

STD6 @Carmel, CA

4

1. Introduction Entering into late 1990's, the trend curve of a bulk CMOS process tends to go behind the Moore's law, and, hence, the manufactures are eager to find a way to recover development speed.

There exists a general trend : Post-scaling technology…..SOI/SOS, Strained-Si, 3D-tr, Cu, High-k, Low-k….. SOI CMOS is then revisited to reveal its performance over an existing bulk CMOS; the SOI CMOS eventually shows up as a successor of the CMOS process inheriting well-matured fabrication technologies for a bulk CMOS.

・Full dielectric isolation: Latch-up free, Small area ・Low junction capacitance: High speed, Low power ・Low junction leakage: High Temp. application ･Decrease in substrate coupling: A/D mixed application ・High soft error immunity: Rad-hard application Sep 11-15, 2006

STD6 @Carmel, CA

5

FD-SOI

Depletion Layer

Sep 11-15, 2006

STD6 @Carmel, CA

6

2. TEG fabrication 4,5,6 inch wafer, CMOS/Bipolar

6,8 inch wafer Mass production

0.15-um FD-SOI Processed by Oki Elec. Ind. Co., Ltd SOI: 50 nm, BOX: 200 nm, 6”wafer(UNIBONDTM,SOITEC) Vdd: 1.0 V/1.8 V, Vth: 0.18/-0.25 for LVT Metal: 5-layers, Capacitor: MIM Option: Thick metal

JAXA/MHI route (0.2 um) c/o K.Hirose

VDEC route(0.15 um) VLSI design & education center, The university of Tokyo KEK route (0.15 um W/ pixel implant) c/o Y.Arai

Research

ISAS, JAXA Sep 11-15, 2006

STD6 @Carmel, CA

7

2.4 mm Charge amplifier TOT amplifier-1 TOT amplifier-2

Trans-impedance amplifier

Sep 11-15, 2006

STD6 @Carmel, CA

8

3. Circuit and operation nMOS (LVT) input Id=100-500 uA W/L=5/0.5 M=360 Cox*W*L=12.5 pF gm= 11.5 mS Gain-boost

Sep 11-15, 2006

STD6 @Carmel, CA

9

Chain1

The leakage current of the FB circuit determines the slowest decay.

Short Long decaydecay

Sep 11-15, 2006

STD6 @Carmel, CA

10

Good dynamic range

500 mV 200 mV

nchl,pchl Ænchv,pchv

Sep 11-15, 2006

STD6 @Carmel, CA

Adjustment to balance Leakage current

11

Sep 11-15, 2006

STD6 @Carmel, CA

12

Chain2

4 fC

Sep 11-15, 2006

STD6 @Carmel, CA

40 fC

13

Chain3

Small overshoot as expected

Small overshoot 40 fC

4 fC

Sep 11-15, 2006

STD6 @Carmel, CA

14

Chain4 1 V CMOS

D/A interference is very severe.

-8 fC

Sep 11-15, 2006

STD6 @Carmel, CA

8 fC 2 fC

15

4. Towards radiation-hardness assurance Total dose:radiation hard? Not necessarily the case for gate edge and/or BOX. H-gate (Enclosed gate?): ready to use Voltage on handle wafer: control of Vth Future of SOI-CMOS

Single event: radiation hard? Not necessarily the case. Appropriate design-by-hardning is required.

Sep 11-15, 2006

STD6 @Carmel, CA

16

DUT

DUT

Sep 11-15, 2006

As a first step…..

Y.Ikegami et al.

STD6 @Carmel, CA

17

5. Conclusion 1) FD-SOI analog front-end circuits are examined under a joint effort of JAXA , KEK and related institutes as a part of the SOI-pixel detector development and/or future solar system/deep-space exploration. 2) The FD-SOI TEG circuits are proved to work even with very low Vdd voltage thanks to stable low threshold transistors. 3) Minor issues are identified, and confirmed to be fixed in the second RUN. The third RUN is scheduled in Dec, where we are going to proliferate the TEG design for a tracking application as well as spectropscopic use. 4) Radiation hardness is still an issue to be examined in term of total dose and SEU/SET. 5) Road-map for the SOI technology is on the way of the post-scaling technology, which conforms with application in a harsh environment in space and high energy physics.

Sep 11-15, 2006

STD6 @Carmel, CA

18

Large dynamic range

Sep 11-15, 2006

STD6 @Carmel, CA

19

Pulse width is sensitive to the leakage current due to the ESD pad! The leakage current is adjusted by moving the VSS voltage for the ESD pad. Sep 11-15, 2006

STD6 @Carmel, CA

18

20

Sep 11-15, 2006

STD6 @Carmel, CA

21

Sep 11-15, 2006

STD6 @Carmel, CA

22

Sep 11-15, 2006

STD6 @Carmel, CA

23