AMD s Next Geneation Processor. May, 2002

AMD´s Next Geneation Processor May , 2002 AMD Facts Founded: Headquarter: 1969 Sunnyvale, USA 14 R&D and Manufacturing Loations WW WW Employees: ...
1 downloads 0 Views 442KB Size
AMD´s Next Geneation Processor May , 2002

AMD Facts

Founded: Headquarter:

1969 Sunnyvale, USA 14 R&D and Manufacturing Loations WW

WW Employees:

~14.000

Revenue:

~ 4B in 2001 #10 in the industry

Market share:

>22% (2001)

Ship:

>9M processors per quarter

Research R&D.:

> 2.8M within the last five years 2

Made in Europe...AMD Dresden

Start:

1999 one of the most complex Semiconductor FAB

Employees:

1800 (30% out of unemployment)

Investment:

~$2B (one of the largest US investments in Germany)

Production:

State of the art Microprocessors, Athlon, Duron More than 15 million CPUs shippd to today

3

“ Sledge Hammer”

AMD Server Core Roadmap

SledgeHammer MP SledgeHammer MP

Athlon™ MP

“Hammer”

8th Generation 8th Generation 2-8 way MP 2-8 way MP x86-64 Technology x86-64 Technology 0.13 µm SOI 0.13 µm SOI

ClawHammer DP ClawHammer DP 8th Generation 8th Generation 1-2 way MP 1-2 way MP x86-64 Technology x86-64 Technology 0.13 µm SOI 0.13 µm SOI

Palomino Palomino 266 MHz FSB 266 MHz FSB 7ththGeneration 7 Generation 0.18 µm, OPGA 0.18 µm, OPGA 760 MPX Chipset 760 MPX Chipset

1H02

Thoroughbred Thoroughbred 266 MHz FSB 266 MHz FSB 7ththGeneration 7 Generation 0.13 µm 0.13 µm 760 MPX Chipset 760 MPX Chipset

2H02

Barton Barton 266 MHz FSB 266 MHz FSB 7ththGeneration 7 Generation 0.13 µm 0.13 µm 760 MPX Chipset 760 MPX Chipset

1H03 4

020318

X86-64 technology

What is x86-64 technology? x86-64™ is an Instruction Set Architecture (ISA) that offers: • Uncompromising support for 32-bit and 64-bit computing needs – Full native performance with 32-bit applications and Operating Systems – Full x86 compatibility with BIOS, OS, applications, drivers, etc. • x86-64 mode (64-bit mode) built on x86 – Similar to the previous extension from 16-bit to 32-bit – Vast majority of opcodes and features unchanged – Integer/Address register files and data paths are native 64-bit – 48-Bit Virtual Address Space, 40-Bit Physical Address Space – Support from Linux and Microsoft • Low cost and low complexity in network management • 32-bit, x86 performance • 64-bit, x86-64 instruction execution when needed • Public specification – www.x86-64.org

6

X86-64 Technology Protects Investment in Software • Provides investment protection for users who have invested in 32-bit application software • Allows users to continue operating existing 32-bit applications • Current 32-bit applications will work on today’s 32-bit operating systems as well as tomorrows 64-bit operating systems – Windows XP – Windows 2000 – Future 64-bit Windows – 32-bit and 64-bit Linux • Enables a gradual application transition to 64-bits as required by end user individual needs. • Doesn’t require special hardware or investment in a proprietary infrastructure

32-bit Operating System

64-bit Operating System

32-bit Applications

32-bit Applications

64-bit Applications

7

AMD Hammer™ Processor Overview • The AMD Hammer processor is a next-generation system architecture which is designed to provide a foundation for marketspecific solutions: • Workstation (1-2 way), will provide exceptional performance for advanced applications • Server (1-8 way), with enterprise-level reliability for mission-critical applications • Leading-edge, native 32-bit performance • Integrated Memory Controller • HyperTransport™ technology • Compelling 64-bit migration strategy providing full 64-bit performance • x86-64 Instruction Set Architecture • Allows for gradual, seamless migration to 64-bit applications • Ease of implementation • HyperTransport technology • Open Standards 8

Key Architecture Innovations

AMD’s next-generation “Hammer” architecture integrates key system elements: “Hammer” Architecture • Integrated DDR memory controller

• Next generation core

• HyperTransport™ technology

DDR Memory Controller

X86-64 Processor Core

L1 Instruct. Cache

L1 Data Cache

L2 Cache

HyperTransport™

9

Performance Desktop Implementation

Hammer Hammer

PC1600/PC2100/PC2700 64-Bit Unbuffered DDR

6.4GB/s HyperTransport

AGP 3.0

32bits @ 533Mhz

AMD-8151™ AMD-8151™ HyperTransport™ HyperTransport™ AGP AGP3.0 3.0Graphics Graphics Tunnel Tunnel

800MB/s HyperTransport

Legacy PCI 32bits @ 33Mhz

TM AMD-8111 AMD-8111TM HyperTransport HyperTransport I/O I/OHub Hub

USB 1.1 USB 2.0 UDMA100 SMbus 1.1 SMbus 2.0 MII IPB AC’97

LPC

FLASH

SIO

ACR 10

Operon Operon

Opteron Opteron

6.4GB/s coherent HyperTransport

6.4GB/s coherent HyperTransport

6.4GB/s coherent HyperTransport

6.4GB/s coherent HyperTransport

Opteron Opteron

Opteron Opteron

6.4GB/s HyperTransport

PCI-X

64bits @ 133Mhz

Gbit Ethernet

AMD-8131™ AMD-8131™ HyperTransport™ HyperTransport™ PCI-X PCI-XTunnel Tunnel

800MB/s HyperTransport

PCI-X

Gbit Ethernet

64bits @ 100Mhz

PC1600-PC2700 PC1600-PC2700 128-Bit Registered 128-Bit Registered 16-bit ECC DDR 16-bit ECC DDR

PC1600-PC2700 PC1600-PC2700 128-Bit Registered 128-Bit Registered 16-bit ECC DDR 16-bit ECC DDR

4-Way Server Implementation

1000 BaseT 1000 BaseT U320 SCSI

SCSI

Legacy PCI

TM AMD-8111 AMD-8111TM 32bits @ HyperTransport HyperTransport 33Mhz LPC I/O I/OHub Hub USB1.0,2.0 AC97 UDMA100 10/100 Ethernet

PCI Graphics

VGA

FLASH Management

SIO 10/100 Phy

100 BaseT Mgmt LAN 11

12

Suggest Documents